the traditional lineup of papers, however, was a discernible and increasing emphasis on hierarchical design methods. It was explicit in a number of papers, especially those by Preas and Gwyn and by McWilliams and Widdoes. This interest is encouraging. Hierarchically structuring design-often discussed but seldom practiced-is our only handle on the complexity problems of VLSI. DA professionals ought to be proselytizing design shops or preparing to face the consequences (more brick-bats thrown their way) of conventional systems that run into the acceptable complexity bounds. SICLOPS program. Preas and Gwyn, outlined a method for recursively refining a layout design in a top-down way before proceeding with a bottom-up detailed implementation, using placement and routing procedures. Their Unusual terms explained Complexity. VLSI is currently being fabricated in the range of 10,000 to 40,000 gate equivalents. Continuing decreases in design-rule tolerances and improvements in processes may increase density by an order of magnitude by the mid-80's, greatly increasing the complexity of design-unless countervailing methods are devised.'
Cell. The building blocks used by a computer-aided design system to implement an integrated-circuit design are termed cells. The fundamental unit is the standard cell. Groups of these cells are interconnected to form a standard cell assembly. A still larger unit, the macro cell, consists of a custom layout, usually handcrafted, which performs a high-level function. General cell assemblies consist of combinations of the foregoing units.'
Hierarchical structured design. A large design containing tens of thousands of gate equivalents is decomposed or partitioned into more tractable circuits (or cells) of manageable size. The method may include top-down partitioning and initial layout, followed by bottom-up layout implementation at each hierarchical level.' Moore's law. Gordon Moore, now president of Intel, is credited with forecasting in 1964 that functions per chip would double every year for some time thereafter.
S-1 computer. This high-performance (15 MIPS) processor, composed of 5500 chips ECL-10K was designed and implemented in two man-years with the Structured Computer Aided Logic Design system at Stanford University and Lawrence Livermore Laboratory.' Stick layout. Instead of laying out polygons on several overlapping layers, the designer inputs a "stick" diagram to the computer system. The sticks are single symbols representing the transistors, diodes, contacts (vias), etc., of the design. The sticks are transformed by the computer system into corresponding polygons on several layers according to the design rules in effect.' Symbolic layout. A set of symbols which explicitly define the electrical and logical functions of each transistor, diode, or other device on a chip is manually located on a grid structure. From this input a computer system maps the symbols into polygons, layer by layer, representing the particular device. 7 and Infante et al.,5 did not fully reflect the attendees' strong interest in symbolic layout and its recent successor, "stick" layout, as technologyindependent representations. This interest seems to be driven by the rapidity with which design rules are changing. The hope is that, by compiling layouts from symbolic representations, the updating of designs may be simplified.
A special interest group meeting on stick representation was well attended. However, only the work of Williams9 exists in the open literature to judge the efficiency of the process. Perhaps next year's conference will benefit from this localized enthusiasm.
Routing. The perennial topic of printed circuit board design was well represented by a total of nine papers and a panel discussion, but there was little new material. What was new was attributable to Doreau and Abell" who described a topologically based nonminimum distance routing algorithm. In their method the routing problem is transformed into a permutation of nets. The authors claim an acceptable complexity bound for this algorithm when applied to such practical cases as part of a row or column of IC packs on a board. With the current interest in via elimination it is interesting to note that one significant feature of the algorithm is the small number of vias introduced by this routing process.
A combined line search and Lee router was described by Soukup." The presentation involved the use of a large checkered board, colored tokens, and string. The analogy to gaming tables was entirely appropriate to the occasion, which proved to be the latest recorded instance of people losing less money on Lee's algorithm. R
